ExamSIDE
Questions (Powered by ExamGOAL)
Digital Electronics
Sequential Circuits
Marks 1Marks 2Marks 5
Microprocessor
Marks 1Marks 2Marks 3
Boolean Algebra
Marks 1Marks 2
Analog to Digital and Digital to Analog Converter
Marks 1Marks 2
Combinational Circuits
Marks 1Marks 2Marks 5
Minimization
Marks 2
Logic Families and Memories
Marks 1Marks 2
Logic Gates
Marks 1Marks 2
Previous
1
GATE EE 1998
MCQ (Single Correct Answer)
+1
-0.3
In standard $$TTL$$ gates, the totem pole output stage is primarily used to
A
Increase the noise margin of the gate
B
Decrease the output switching delay
C
Facilitate a wired OR logic connection
D
Increase the output impedance of the circuit
2
GATE EE 1998
MCQ (Single Correct Answer)
+1
-0.3
The open collector outputs of two$$2$$-inputs $$NAND$$ gates are connected to a common pull up resistor. If the input to the gates are $$P,Q$$ and $$R,S$$ respectively, the output is equal to
A
$$\overline {PQ} \,.\,\overline {RS} $$
B
$$\overline {PQ} \,+\,\overline {RS} $$
C
$$PQ+RS$$
D
$$PQRS$$
Previous
Questions Asked from Marks 1
GATE EE 2005 (1) GATE EE 1998 (2)
GATE EE Subjects
Electromagnetic Fields
Signals and Systems
Engineering Mathematics
General Aptitude
Power Electronics
Power System Analysis
Analog Electronics
Control Systems
Digital Electronics
Electrical Machines
Electric Circuits
Electrical and Electronics Measurement