Digital Circuits
1
GATE ECE 2016 Set 2
MCQ (Single Correct Answer)
+2
-0.6
For the circuit shown in the figure, the delay of the bubbled NAND gate is 2ns and that of the counter is assumed to be zero
If the clock (Clk) frequency is 1 GHz, then the counter behaves as a
2
GATE ECE 2015 Set 2
MCQ (Single Correct Answer)
+2
-0.6
The figure shows a binary counter with synchronous clear input. With the decoding logic shown,
the counter works as a
3
GATE ECE 2015 Set 3
MCQ (Single Correct Answer)
+2
-0.6
A three bit pseudo random number generator is shown. Initially the value of output Y = Y2 Y1 Y0 is set to 111. The value of output Y after three clock cycles is
4
GATE ECE 2015 Set 3
MCQ (Single Correct Answer)
+2
-0.6
An SR latch is implemented using TTL gates as shown in the figure. The set and reset pulse inputs are provided using the push-button switches. It is observed that the circuit fails to work as desired. The SR latch can be made functional by changing
Questions Asked from Marks 2
GATE ECE 2025 (2) GATE ECE 2024 (1) GATE ECE 2023 (1) GATE ECE 2022 (2) GATE ECE 2018 (1) GATE ECE 2017 Set 1 (2) GATE ECE 2017 Set 2 (1) GATE ECE 2016 Set 2 (2) GATE ECE 2015 Set 2 (1) GATE ECE 2015 Set 3 (2) GATE ECE 2014 Set 2 (2) GATE ECE 2014 Set 1 (1) GATE ECE 2012 (1) GATE ECE 2011 (2) GATE ECE 2009 (1) GATE ECE 2008 (1) GATE ECE 2007 (2) GATE ECE 2006 (1) GATE ECE 2004 (1) GATE ECE 2003 (1) GATE ECE 2001 (1) GATE ECE 2000 (2) GATE ECE 1999 (1) GATE ECE 1998 (1)
GATE ECE Subjects
Signals and Systems
Network Theory
Control Systems
Digital Circuits
General Aptitude
Electronic Devices and VLSI
Analog Circuits
Engineering Mathematics
Microprocessors
Communications
Electromagnetics