ExamSIDE
Questions (Powered by ExamGOAL)
Digital Circuits
Number System and Code Convertions
Marks 1Marks 2
Boolean Algebra
Marks 1Marks 2Marks 4Marks 5Marks 10
Logic Gates
Marks 1Marks 2Marks 5Marks 8
Combinational Circuits
Marks 1Marks 2Marks 5Marks 8Marks 10
Sequential Circuits
Marks 1Marks 2Marks 5Marks 8
Semiconductor Memories
Marks 1Marks 2
Logic Families
Marks 1Marks 2Marks 8
Analog to Digital and Digital to Analog Converters
Marks 1Marks 2
Previous Next
1
GATE ECE 2015 Set 3
MCQ (Single Correct Answer)
+2
-0.6
An SR latch is implemented using TTL gates as shown in the figure. The set and reset pulse inputs are provided using the push-button switches. It is observed that the circuit fails to work as desired. The SR latch can be made functional by changing GATE ECE 2015 Set 3 Digital Circuits - Sequential Circuits Question 28 English
A
NOR gates to NAND gates
B
inverts to buffers
C
NOR gates to NAND gates and inverters to buffers
D
5 V to ground
2
GATE ECE 2014 Set 1
MCQ (Single Correct Answer)
+2
-0.6
The digital logic shown in the figure satisfies the given state diagram when Q1 is connected to input A of the XOR gate. GATE ECE 2014 Set 1 Digital Circuits - Sequential Circuits Question 35 English

Suppose the XOR gate is replaced by an XNOR gate. Which one of the following options preserves the state diagram?

A
Input A is connected to $${\overline Q _2}$$
B
Input A is connected to $${Q_2}$$
C
Input A is connected to $${\overline Q _1}$$ and S is complemented
D
Input A is connected to $${\overline Q _1}$$
3
GATE ECE 2014 Set 2
MCQ (Single Correct Answer)
+2
-0.6
In the circuit shown, choose the correct timing diagram of the output (y) from the given waveforms W1, W2, W3 and W4. GATE ECE 2014 Set 2 Digital Circuits - Sequential Circuits Question 34 English 1 GATE ECE 2014 Set 2 Digital Circuits - Sequential Circuits Question 34 English 2
A
W1
B
W2
C
W3
D
W4
4
GATE ECE 2014 Set 2
MCQ (Single Correct Answer)
+2
-0.6
The outputs of the two flip-flops Q1, Q2 in the figure shown are initialized to 0, 0. The sequence generated at Q1 upon application of clock signal is GATE ECE 2014 Set 2 Digital Circuits - Sequential Circuits Question 33 English
A
01110
B
01010
C
00110
D
01100
Previous Next
Questions Asked from Marks 2
GATE ECE 2025 (2) GATE ECE 2024 (1) GATE ECE 2023 (1) GATE ECE 2022 (2) GATE ECE 2018 (1) GATE ECE 2017 Set 2 (1) GATE ECE 2017 Set 1 (2) GATE ECE 2016 Set 2 (2) GATE ECE 2015 Set 2 (1) GATE ECE 2015 Set 3 (2) GATE ECE 2014 Set 1 (1) GATE ECE 2014 Set 2 (2) GATE ECE 2012 (1) GATE ECE 2011 (2) GATE ECE 2009 (1) GATE ECE 2008 (1) GATE ECE 2007 (2) GATE ECE 2006 (1) GATE ECE 2004 (1) GATE ECE 2003 (1) GATE ECE 2001 (1) GATE ECE 2000 (2) GATE ECE 1999 (1) GATE ECE 1998 (1)
GATE ECE Subjects
Signals and Systems
Network Theory
Control Systems
Digital Circuits
General Aptitude
Electronic Devices and VLSI
Analog Circuits
Engineering Mathematics
Microprocessors
Communications
Electromagnetics