Digital Circuits
1
GATE ECE 1993
Numerical
+1
-0
A pulse train with a frequency of 1 MHz is counted using a modulo-1024 ripple-counter built with J-K flip flops. For proper operation of the counter, the maximum permissible propagation delay per flip flop stage is ______ n sec.
Your input ____
2
GATE ECE 1992
MCQ (Single Correct Answer)
+1
-0.3
The initial contents of the 4-bit serial-in-parallel-out, right-shift, Shift Register shown in figure is 0110. After three clock pulses are applied, the contents of the Shift Register will be
3
GATE ECE 1991
Fill in the Blanks
+1
-0
A SR FLIP-FLOP can be converted into a T FLIP-FLOP by connecting ___ to Q and ___ to $$\overline Q $$.
4
GATE ECE 1990
MCQ (Single Correct Answer)
+1
-0.3
A 4 bit modulo-16 ripple counter uses JK flip-flops. If the propagation delay of each FF is 50ns, the maximum clock frequency that can be used is equal to:
Questions Asked from Marks 1
GATE ECE 2023 (1) GATE ECE 2018 (1) GATE ECE 2017 Set 1 (2) GATE ECE 2016 Set 2 (1) GATE ECE 2015 Set 2 (1) GATE ECE 2015 Set 3 (1) GATE ECE 2014 Set 1 (1) GATE ECE 2014 Set 3 (2) GATE ECE 2012 (1) GATE ECE 2011 (1) GATE ECE 2010 (1) GATE ECE 2005 (2) GATE ECE 2004 (2) GATE ECE 2003 (1) GATE ECE 1998 (1) GATE ECE 1997 (1) GATE ECE 1995 (2) GATE ECE 1994 (1) GATE ECE 1993 (1) GATE ECE 1992 (1) GATE ECE 1991 (1) GATE ECE 1990 (1) GATE ECE 1988 (1) GATE ECE 1987 (2)
GATE ECE Subjects
Signals and Systems
Network Theory
Control Systems
Digital Circuits
General Aptitude
Electronic Devices and VLSI
Analog Circuits
Engineering Mathematics
Microprocessors
Communications
Electromagnetics