ExamSIDE
Questions (Powered by ExamGOAL)
Digital Circuits
Number System and Code Convertions
Marks 1Marks 2
Boolean Algebra
Marks 1Marks 2Marks 4Marks 5Marks 10
Logic Gates
Marks 1Marks 2Marks 5Marks 8
Combinational Circuits
Marks 1Marks 2Marks 5Marks 8Marks 10
Sequential Circuits
Marks 1Marks 2Marks 5Marks 8
Semiconductor Memories
Marks 1Marks 2
Logic Families
Marks 1Marks 2Marks 8
Analog to Digital and Digital to Analog Converters
Marks 1Marks 2
Previous Next
1
GATE ECE 2004
MCQ (Single Correct Answer)
+2
-0.6
In the modulo-6 ripple counter shown in the figure, the output of the 2-input gate is used to clear the J-K flip-flops. The 2-input gate is GATE ECE 2004 Digital Circuits - Sequential Circuits Question 43 English
A
a NAND gate
B
a NOR gate
C
an OR gate
D
an AND gate
2
GATE ECE 2003
MCQ (Single Correct Answer)
+2
-0.6
A 4 bit ripple counter and a 4 bit synchronous counter are made using flip-flops having a propagation delay of 10 ns each. If the worst case delay in the ripple counter and the synchronous counter be R and S respectively, then
A
R = 10ns, S = 40ns
B
R = 40ns, S = 10ns
C
R = 10ns, S = 30ns
D
R = 30ns, S = 10ns
3
GATE ECE 2001
MCQ (Single Correct Answer)
+2
-0.6
The digital block in the figure is realized using two positive edge triggered D flip-flops. Assume that for t < t0, Q1 = Q2 =0. The circuit in the digital block is given by

GATE ECE 2001 Digital Circuits - Sequential Circuits Question 45 English
A
GATE ECE 2001 Digital Circuits - Sequential Circuits Question 45 English Option 1
B
GATE ECE 2001 Digital Circuits - Sequential Circuits Question 45 English Option 2
C
GATE ECE 2001 Digital Circuits - Sequential Circuits Question 45 English Option 3
D
GATE ECE 2001 Digital Circuits - Sequential Circuits Question 45 English Option 4
4
GATE ECE 2000
MCQ (Single Correct Answer)
+2
-0.6
A sequential circuit using D flip-flop and logic gates is shown in the figure, where X and Y are the inputs and Z is the output. The circuit is GATE ECE 2000 Digital Circuits - Sequential Circuits Question 47 English
A
S–R Flip-Flop with inputs X = R and Y = S
B
S–R Flip-Flop with inputs X = S and Y = R
C
J–K Flip-Flop with inputs X = J and Y = K
D
J–K Flip-Flop with inputs X = K and Y = J
Previous Next
Questions Asked from Marks 2
GATE ECE 2025 (2) GATE ECE 2024 (1) GATE ECE 2023 (1) GATE ECE 2022 (2) GATE ECE 2018 (1) GATE ECE 2017 Set 1 (2) GATE ECE 2017 Set 2 (1) GATE ECE 2016 Set 2 (2) GATE ECE 2015 Set 2 (1) GATE ECE 2015 Set 3 (2) GATE ECE 2014 Set 2 (2) GATE ECE 2014 Set 1 (1) GATE ECE 2012 (1) GATE ECE 2011 (2) GATE ECE 2009 (1) GATE ECE 2008 (1) GATE ECE 2007 (2) GATE ECE 2006 (1) GATE ECE 2004 (1) GATE ECE 2003 (1) GATE ECE 2001 (1) GATE ECE 2000 (2) GATE ECE 1999 (1) GATE ECE 1998 (1)
GATE ECE Subjects
Signals and Systems
Network Theory
Control Systems
Digital Circuits
General Aptitude
Electronic Devices and VLSI
Analog Circuits
Engineering Mathematics
Microprocessors
Communications
Electromagnetics